

ABSTRACT

[0033] In one embodiment, a programmable processor is adapted to include a first set of registers and a second set of registers. The first set of registers may comprise a future file, and the second set of registers may be architectural registers. Following a termination of an instruction in the processor, the future file may be restored with values in the second set of registers. Restoring the future file may take more than one clock cycle.